



FIG. 1








	T	1
<u> </u>		

						¥	,					
		ACCUMULATED PHASE OUTPUT										
CLOC	_	BIT		T BIT		BIT		IT	T			
0			""		_		#0		DECIMAL			
1		 					+		0		0	
2		 					 				3	
3					1		0		6			
							1		9			
				_	0		0		12			
				\dashv	1		1		15			
		\dashv		4	1		0		2	\exists		
		-		\downarrow	0		1			\dashv		
		-	0	\perp	0		0			\dashv		
		-	0	\perp	1		1			\dashv		
			1		1		0			\dashv		
	1 0	\bot	0		0		1			\dashv		
	0	\perp	1		0	+		+				
	0		1		1					4		
	1		0		1					-		
	1	Γ	1							4		
16	0		0			-				1		
17	0		0									
18	0		1									
19	1											
									9			
	COUN 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	COUNT # 0	COUNT #3 0 0 1 0 2 0 3 1 4 1 5 1 6 0 7 0 8 1 9 1 10 1 11 0 12 0 13 0 14 1 15 1 16 0 17 0 18 0	COUNT #3 #3 # 0 0 0 0 1 0 0 0 2 0 1 3 1 0 0 4 1 1 5 1 1 6 0 0 1 8 1 0 9 1 0 10 1 1 11 0 0 12 0 1 13 0 1 14 1 0 15 1 1 16 0 0 17 0 0 18 0 1	COUNT #3 BIT #2 0 0 0 1 0 0 2 0 1 3 1 0 4 1 1 5 1 1 6 0 0 7 0 1 8 1 0 9 1 0 10 1 1 11 0 0 12 0 1 13 0 1 14 1 0 15 1 1 16 0 0 17 0 0 18 0 1 19 1 0	COUNT BIT #3 BIT #2 B# 0 0 0 0 1 0 0 1 2 0 1 1 3 1 0 0 4 1 1 0 5 1 1 1 6 0 0 1 0 8 1 0 0 1 10 1 1 1 1 11 0 0 0 0 1 12 0 1 0 0 0 13 0 1 1 1 14 1 0 1 1 15 1 1 0 0 17 0 0 0 1 18 0 1 1 1 19 1 0 0 0	CLOCK COUNT BIT #3 BIT #2 BIT #1 0 0 0 0 1 0 0 1 2 0 1 1 3 1 0 0 4 1 1 0 5 1 1 1 6 0 0 1 7 0 1 0 8 1 0 0 9 1 0 1 10 1 1 1 11 0 0 0 12 0 1 0 13 0 1 1 14 1 0 1 15 1 1 0 16 0 0 0 17 0 0 1 18 0 1 1 19 1 0 0	COUNT #3 BIT #2 BIT #1 # #8 0 0 0 0 0 0 1 0 0 1 1 1 2 0 1 1 0 0 3 1 0 0 1 1 4 1 1 0 0 0 5 1 1 1 1 0 6 0 0 1 0 0 7 0 1 0 0 1 8 1 0 0 0 1 10 1 1 1 0 0 11 0 1 0 0 0 1 12 0 1 0 0 0 1 1 12 0 1 0 1 0 1 1 0 1 1 1 0	ACCUMULATED PHASE OLD CLOCK COUNT BIT #3 BIT #2 BIT #1 BIT #0 0 0 0 0 0 1 0 0 1 1 2 0 1 1 0 3 1 0 0 1 4 1 1 0 0 5 1 1 1 1 6 0 0 1 0 1 8 1 0 0 0 1 10 1 1 1 0 1 11 0 0 0 0 0 0 11 0 1 1 0 <td>ACCUMULATED PHASE OUTPUT CLOCK COUNT BIT #3 BIT #2 BIT #1 BIT #0 DECIN 0 0 0 0 0 0 1 0 0 1 1 3 2 0 1 1 0 6 3 1 0 0 1 9 4 1 1 0 0 12 5 1 1 1 1 15 6 0 0 1 0 2 7 0 1 0 1 1 8 1 0 0 0 8 9 1 0 1 1 1 10 1 1 1 1 1 11 0 0 0 1 1 10 1 1 1 1 1 10 1 1 1 1 7 14 1 0 1 1 1<!--</td--></td>	ACCUMULATED PHASE OUTPUT CLOCK COUNT BIT #3 BIT #2 BIT #1 BIT #0 DECIN 0 0 0 0 0 0 1 0 0 1 1 3 2 0 1 1 0 6 3 1 0 0 1 9 4 1 1 0 0 12 5 1 1 1 1 15 6 0 0 1 0 2 7 0 1 0 1 1 8 1 0 0 0 8 9 1 0 1 1 1 10 1 1 1 1 1 11 0 0 0 1 1 10 1 1 1 1 1 10 1 1 1 1 7 14 1 0 1 1 1 </td		

FIG. 4










FIG. 8 PRIOR ART




FIG. 9






FIG. 10












FIG. 13












FIG. 18 PRIOR ART




FIG. 19 PRIOR ART